A Review of Hardware Testing Problem for Fault-Tolerant Multimedia Compression Based on Linear Transforms

Gohari, Sepideh

A Review of Hardware Testing Problem for Fault-Tolerant Multimedia Compression Based on Linear Transforms

Document Type : Original Research Article

Author

Sepideh Gohari

Computer Engineering Department, Islamic Azad University, North Tehran Branch, Tehran,

Abstract

Considering the increasing importance of hardware testing in the field of multimedia compression, this article examines different methods and approaches for this problem. These tests are performed in order to ensure the accuracy and efficiency of multimedia compression, as well as increase resistance to errors. Also, in this article, the importance of using linear transformations in multimedia compression has been investigated, and hardware testing methods for evaluating the quality and performance of multimedia compression have been investigated. These tests include random error tests, special error tests, and sampling tests, which aim to ensure that multimedia information is robust to errors. In another part of this research, a fault-tolerant scheme at the system level is proposed for systems where a linear transformation is combined with quantization. Using the concept of acceptable degradation, our scheme categorizes hardware defects into acceptable and unacceptable defects. Analytical techniques are also proposed that allow us to estimate the effect of defects on compression performance and to propose methods for creating acceptable degradation thresholds and corresponding test algorithms for DCT-based systems. In general, the results show that using linear transformations and performing appropriate hardware tests can help improve the quality and efficiency of multimedia compression and increase resistance to errors, and the main achievement includes increasing the compression speed, reducing the size of files, The quality of image and sound has been improved, as well as the resistance against errors has been increased, and it is also possible to effectively recover information in the event of an error.

Keywords

Compression on DCT

Hardware Test

Linear Transformation Scalar

Error Tolerant

Quantization

20.1001.1.27831361.1403.5.1.1.8

[1] Chong IS, Ortega A. Hardware testing for error tolerant multimedia compression based on linear transforms. In20th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT'05) 2005 Oct 3 (pp. 523-531). IEEE.

IEEE.

[2] Zhu N, Goh WL, Wang G, Yeo KS. Enhanced low-power high-speed adder for error-tolerant application. In2010 International SoC Design Conference 2010 Nov 22 (pp. 323-327). IEEE.

[3] Zhu N, Goh WL, Zhang W, Yeo KS, Kong ZH. Design of low-power high-speed truncation-error-tolerant adder and its application in digital signal processing. IEEE transactions on very large scale integration (VLSI) systems. 2009 Oct 13;18(8):1225-9.

[4] Kyaw KY, Goh WL, Yeo KS. Low-power high-speed multiplier for error-tolerant application. In2010 IEEE international conference of electron devices and solid-state circuits (EDSSC) 2010 Dec 15 (pp. 1-4). IEEE.Barua HB, Mondal KC. Approximate computing: A survey of recent trends—bringing greenness to computing and communication. Journal of The Institution of Engineers (India): Series B. 2019 Dec;100(6):619-26.

[5] Shin D, Gupta SK. Approximate logic synthesis for error tolerant applications. In2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010) 2010 Mar 8 (pp. 957-960). IEEE.

[6] Li X, Yeung D. Application-level correctness and its impact on fault tolerance. In2007 IEEE 13th International symposium on high performance computer architecture 2007 Feb 10 (pp. 181-192). IEEE.

[7] Shin D, Gupta SK. A new circuit simplification method for error tolerant applications. In2011 Design, Automation & Test in Europe 2011 Mar 14 (pp. 1-6). IEEE.

[8] Jiang H, Santiago FJ, Mo H, Liu L, Han J. Approximate arithmetic circuits: A survey, characterization, and recent applications. Proceedings of the IEEE. 2020 Aug 12;108(12):2108-35.

[9] Han J, Orshansky M. Approximate computing: An emerging paradigm for energy-efficient design. In2013 18th IEEE European Test Symposium (ETS) 2013 May 27 (pp. 1-6). IEEE.

[10] Bruguera, J.D. and Osorio, R.R., 2006, August. A unified architecture for H. 264 multiple block-size DCT with fast and low cost quantization. In 9th EUROMICRO Conference on Digital System Design (DSD'06) (pp. 407-414). IEEE.

[11] Jiang H, Liu C, Liu L, Lombardi F, Han J. A review, classification, and comparative evaluation of approximate arithmetic circuits. ACM Journal on Emerging Technologies in Computing Systems (JETC). 2017 Aug 11;13(4):1-34.

[12] Sabetzadeh F, Moaiyeri MH, Ahmadinejad M. A majority-based imprecise multiplier for ultra-efficient approximate image multiplication. IEEE Transactions on Circuits and Systems I: Regular Papers. 2019 Jun 4;66(11):4200-8.

[13] Yang Z, Zhang Y, Yu J, Cai J, Luo J. End-to-end multi-modal multi-task vehicle control for self-driving cars with visual perceptions. In2018 24th international conference on pattern recognition (ICPR) 2018 Aug 20 (pp. 2289-2294). IEEE.

[14] Jiang H, Han J, Qiao F, Lombardi F. Approximate radix-8 booth multipliers for low-power and high-performance operation. IEEE Transactions on Computers. 2015 Oct 26;65(8):2638-44.

[15] Shafique M, Hafiz R, Javed MU, Abbas S, Sekanina L, Vasicek Z, Mrazek V. Adaptive and energy-efficient architectures for machine learning: Challenges, opportunities, and research roadmap. In2017 IEEE Computer society annual symposium on VLSI (ISVLSI) 2017 Jul 3 (pp. 627-632). IEEE..

[16] Jiang H, Han J, Qiao F, Lombardi F. Approximate radix-8 booth multipliers for low-power and high-performance operation. IEEE Transactions on Computers. 2015 Oct 26;65(8):2638-44.

[17] Dalloo A, Najafi A, Garcia-Ortiz A. Systematic design of an approximate adder: The optimized lower part constant-OR adder. IEEE Transactions on Very Large Scale Integration (VLSI) Systems. 2018 Apr 19;26(8):1595-9..

[18] Almurib HA, Kumar TN, Lombardi F. Inexact designs for approximate low power addition by cell replacement. In2016 Design, Automation & Test in Europe Conference & Exhibition (DATE) 2016 Mar 14 (pp. 660-665). IEEE.

[19] Jiang H, Han J, Qiao F, Lombardi F. Approximate radix-8 booth multipliers for low-power and high-performance operation. IEEE Transactions on Computers. 2015 Oct 26;65(8):2638-44.

[20] Park G, Kung J, Lee Y. Design and analysis of approximate compressors for balanced error accumulation in MAC operator. IEEE Transactions on Circuits and Systems I: Regular Papers. 2021 Apr 26;68(7):2950-61.