A review of low-power multimedia system design by aggressive voltage switching

Gohari, Sepideh

doi:10.22034/apj.2023.706758

A review of low-power multimedia system design by aggressive voltage switching

Document Type : Review Paper

Author

Sepideh Gohari

Computer Engineering Department, Islamic Azad University, North Tehran Branch, Tehran, Iran

10.22034/apj.2023.706758

Abstract

Multimedia systems with built-in error tolerance and H.264 compression algorithm have some error tolerance capabilities that are generally used in data compression and transmission. These capabilities can maintain the quality and functionality of the system when errors occur in the system. H264 or AVC, which is used to reduce video volume while maintaining image quality, uses various methods such as homogeneous conversion, asymmetric conversion, predictive processing and word encryption, and HD speed is used to support high resolutions. The use of error tolerance to reduce the bit rate of images in multimedia systems is given. It is also mentioned that it is improved by using filters and simpler methods for image recovery and error tolerance, and depth search method is also used to improve image quality in complex scenes. This algorithm is also error tolerant in dealing with possible errors in compression and transmission. Our review article is based on the fault-tolerant low-power approach, which is proposed to reduce the memory power consumption in the multimedia system. This approach involves changing the supply voltage suddenly to a value greater than what is considered safe under operating conditions while maintaining efficiency. This article offers a review on improving performance and reducing power consumption in multimedia systems using fault tolerance. We start with the H.264 sample as a base model and use the model to construct a fault-tolerant low-power approach. H.264 is a compression algorithm with an acceptable error that uses different methods such as homogeneous conversion, asymmetric conversion, predictive processing, word encoder. This algorithm dynamically calculates the size optimization of the video file at every moment. In the proposed algorithm, we reduce the bit rate of the images, reduce the amount of noise and thus reduce the bandwidth consumption. The algorithm includes intermediate and internal coding, and we change the built-in memories of special multimedia integrated circuit, ASIC. Error tolerance has been applied through image filtering by reducing and improving PSNR and using simple filters for image recovery. The results of the article on H266, H265, H264 decoders show that the amount of power storage is more than 40% possible.

Keywords

memory management

multimedia systems

voltage change

فصلنامه تخصصی آرمان پردازش، دوره 4، شماره 1، بهار 1402

Fadi J. Kurdahi, Ahmed Eltawil, Kang Yi, Stanley Cheng, and Amin Khajeh IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 18, NO. 5, MAY 2010

[2] Shubham Tayal, Billel Smaani, Shiromani Balmukund Rahi, Abhishek Kumar Upadhyay, Sandip Bhattacharya, J. Ajayan, Biswajit Jena, Ilho Myeong, Byung-Gook Park, Young Suh Song, "Incorporating Bottom-Up Approach Into Device/Circuit Co-Design for SRAM-Based Cache Memory Applications", IEEE Transactions on Electron Devices, vol.69, no.11, pp.6127-6132, 2022.

[3] Saba Amanollahi, Mehdi Kamal, Ali Afzali-Kusha, Massoud Pedram, "Circuit-Level Techniques for Logic and Memory Blocks in Approximate Computing Systemsx", Proceedings of the IEEE, vol.108, no.12, pp.2150-2177, 2020.

[4] Hussam Amrouch, Seyed Borna Ehsani, Andreas Gerstlauer, Jörg Henkel, "On the Efficiency of Voltage Overscaling under Temperature and Aging Effects", IEEE Transactions on Computers, vol.68, no.11, pp.1647-1662, 2019.

[5] Massimo Alioto, Vivek De, Andrea Marongiu, "Energy-Quality Scalable Integrated Circuits and Systems: Continuing Energy Scaling in the Twilight of Moore’s Law", IEEE Journal on Emerging and Selected Topics in Circuits and Systems, vol.8, no.4, pp.653-678, 2018.

[6] Davit Hovhannisyan, Ahmed Eltawil, Mohammad Al Faruque, Fadi Kurdahi, "Circuit Inspired Modeling Method for Irrigation", 2018 21st Euromicro Conference on Digital System Design (DSD), pp.328-335, 2018.

[7] Hyun Kim, Ik Joon Chang, Hyuk-Jae Lee, "Optimal Selection of SRAM Bit-Cell Size for Power Reduction in Video Compression", IEEE Journal on Emerging and Selected Topics in Circuits and Systems, vol.8, no.3, pp.431-443, 2018.

[8] Georgios Zervakis, Fotios Ntouskas, Sotirios Xydis, Dimitrios Soudris, Kiamal Pekmestzi, "VOSsim: A Framework for Enabling Fast Voltage Overscaling Simulation for Approximate Computing Circuits", IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol.26, no.6, pp.1204-1208, 2018.

[9] Ijeoma Anarado, Mohammad Ashraful Anam, Fabio Verdicchio, Yiannis Andreopoulos, "Mitigating Silent Data Corruptions in Integer Matrix Products: Toward Reliable Multimedia Computing on Unreliable Hardware", IEEE Transactions on Circuits and Systems for Video Technology, vol.27, no.11, pp.2476-2489, 2017

[10] Jin Miao, Andreas Gerstlauer, Michael Orshansky, "Multi-level approximate logic synthesis under general error constraints", 2014 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), pp.504-510, 2014.

[11] Jeren Samandari-Rad, Matthew Guthaus, Richard Hughey, "Confronting the Variability Issues Affecting the Performance of Next-Generation SRAM Design to Optimize and Predict the Speed and Yield", IEEE Access, vol.2, pp.577-601, 2014.

[12] Muhammad S. Khairy, Amin Khajeh, Ahmed M. Eltawil, Fadi J. Kurdahi, "Equi-Noise: A Statistical Model That Combines Embedded Memory Failures and Channel Noise", IEEE Transactions on Circuits and Systems I: Regular Papers, vol.61, no.2, pp.407-419, 2014.

[13] Jin Miao, Andreas Gerstlauer, Michael Orshansky, "Approximate logic synthesis under general error magnitude and frequency constraints", 2013 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), pp.779-786, 2013.

[14] Yunus Emre, Chaitali Chakrabarti, "Energy and Quality-Aware Multimedia Signal Processing", IEEE Transactions on Multimedia, vol.15, no.7, pp.1579-1593, 2013.

[15] Ku He, Andreas Gerstlauer, Michael Orshansky, "Circuit-Level Timing-Error Acceptance for Design of Energy-Efficient DCT/IDCT-Based Systems", IEEE Transactions on Circuits and Systems for Video Technology, vol.23, no.6, pp.961-974, 2013.

[16] Luis Angel D. Bathen, Nikil D. Dutt, "Software Controlled Memories for Scalable Many-Core Architectures", 2012 IEEE International Conference on Embedded and Real-Time Computing Systems and Applications, pp.1-10, 2012.

[17] Rashid Iqbal, Pascal Meinerzhagen, Andreas Burg, "Two-port low-power gain-cell storage array: Voltage scaling and retention time", 2012 IEEE International Symposium on Circuits and Systems (ISCAS), pp.2469-2472, 2012

[18] Luis Angel D. Bathen, Nikil D. Dutt, Alex Nicolau, Puneet Gupta, "VaMV: Variability-aware Memory Virtualization", 2012 Design, Automation & Test in Europe Conference & Exhibition (DATE), pp.284-287, 2012

[19] Georgios Karakonstantis, Abhijit Chatterjee, Kaushik Roy, "Containing the Nanometer “Pandora-Box”: Cross-Layer Design Techniques for Variation Aware Low Power Systems", IEEE Journal on Emerging and Selected Topics in Circuits and Systems, vol.1, no.1, pp.19-29, 2011.

[20] Luis Angel D. Bathen, Nikil D. Dutt, "E-RoC: Embedded RAIDs-on-Chip for low power distributed dynamically managed reliable memories", 2011 Design, Automation & Test in Europe, pp.1-6, 2011.

[21] Young-Hwan Park, Amin Khajeh, Jun Yong Shin, Fadi Kurdahi, Ahmed Eltawil, Nikil Dutt, "Microarchitecture-Level SoC Design", Handbook of Hardware/Software Codesign, pp.1, 2016.

[22] Luis Angel D. Bathen, Nikil D. Dutt, "Embedded RAIDs-on-chip for bus-based chip-multiprocessors", ACM Transactions on Embedded Computing Systems, vol.13, no.4, pp.1, 2014.

[23] Krishna Palem, Avinash Lingamneni, "Ten Years of Building Broken Chips", ACM Transactions on Embedded Computing Systems, vol.

Bin Sheng, Wen Gao and Di Wu, "An Implemented Architecture of Deblocking Filter for H.264/AVC", IEEE International Conference on Image Processing (ICIP'04), Vol.1, 24-27, pp. 665-668, October 2004